

# On Analog Decoders and Digitally Corrected Converters

**Matthias Frey**



# Contents


- Analog Decoders
  - Introduction
  - Examples of Analog Decoders
  - Measurement Results
- Digitally-Corrected A/D- and D/A-Converters
  - Introduction
  - Measurements and Simulation Results
- Conclusions, Contributions

# Contents


## ➔ Analog Decoders

- Introduction
  - Examples of Analog Decoders
  - Measurement Results
- Digitally-Corrected A/D- and D/A-Converters
    - Introduction
    - Measurements and Simulation Results
  - Conclusions, Contributions

# Introduction to Analog Decoding




Soft Decoder has probabilities as inputs (instead of bits); this soft-information enhances the performance of the decoder.



# Softgates vs. Logic Gates

## Example: SoftXOR



$$x \oplus y = z$$

$x$	$y$	$z$
0	0	0
0	1	1
1	0	1
1	1	0

## Analog Decoding:

$$\frac{I_{Z=0}}{I_{Z=0} + I_{Z=1}} = p(Z = 0)$$

Probabilities  
are represented  
by currents

$$p_{Z_{out}}(0) = p_{X_{in}}(0) \cdot p_{Y_{in}}(0) + p_{X_{in}}(1) \cdot p_{Y_{in}}(1)$$

$$p_{Z_{out}}(1) = p_{X_{in}}(0) \cdot p_{Y_{in}}(1) + p_{X_{in}}(1) \cdot p_{Y_{in}}(0)$$








$$\frac{I_{Z=1}}{I_{Z=0} + I_{Z=1}} = p(Z = 1)$$

analog current multiplication

analog current summation

Softgates  
can easily be  
implemented  
with simple  
analog circuits

# Examples of Analog Decoders

2001-2002	January 2003	May 2004	September 2005
	 	 	 
Discrete Hamming Decoder	(8,4,4) Hamming Decoder Chip	(16,5,8) Reed-Muller Decoder Chip	Analog Coprocessor Chip

chip fabrication was funded  
by IBM Research, Zürich, Switzerland


# Comments on the Measurements

- Analog Decoders are **robust**, but not entirely immune to **transistor-mismatch**.
- The **performance** of the decoder depends on the **decoding time**; the bit-error rate depends on the desired performance.
- The error-correction capability may **improve** with an increased current level, by moving **from weak to moderate inversion**.
- Analog Decoders (in subthreshold CMOS) can be operated at **low supply voltages** and at **very low power** levels.


# Measurements: Effects of Non-Idealities on Softgate-Characteristics

- Scattering of 150 measured gate characteristics

1<sup>st</sup> Generation Softgates



2<sup>nd</sup> Generation Softgates





in1: x-Axis, in2: parameter, out: y-Axis. all values represented as LLRs:  $\log(p(o)/p(1))$

Measurements of Analog Decoders  
Effects of

- Scatter
- 1st Gen

Softgate-Char  
gate characteristics

- 2nd Gen




in1: x-Axis, in2: parameter, out: y-Axis. all values represented as LLRs:  $\log(p(o)/p(1))$


# Measurements:

## Effects of Non-Idealities on Error Rate Curves


1<sup>st</sup>-Generation  
Discrete Hamming Decoder



2<sup>nd</sup>-Generation  
Discrete Hamming Decoder




- Analog Decoders are **robust**, but not entirely immune to **transistor mismatch**.




- The **performance** of the decoder depends on the **decoding time**; the bit-error rate depends on the desired performance.

# Measurements of Analog Decoders: Decoding Thresholds at Increased Unit Current



(nominal unit current)




(30x nominal unit current)


- The error-correction capability may **improve** with an increased current level, by moving **from weak to moderate inversion**.

# Measurements: Minimal Supply Voltage

## Integrated Reed-Muller Decoder (nominal unit current)



- Hamming Decoder:
  - min. Vdd = 0.7 V (nom. Vdd = 1.8 V)
  - Average power dissipation  $\approx 50 \mu\text{W}$
  - Energy per decoded info-bit = 150 nJ



## Reed Muller Decoder:

- min. Vdd = 0.9 V (nom. Vdd = 1.8 V)
- Average power dissipation  $\approx 50 \mu\text{W}$
- Energy per decoded info-bit = 11 nJ

- Analog Decoders (in subthreshold CMOS) can be operated at **low supply voltages** and at **very low power** levels.

# Conclusions, Outlook

- 2 generations of softgates and 2 analog decoder ASICs were implemented successfully.
- Various measurements prove the decoders' functionality under different operating conditions.
- Different approaches for analog decoders are possible:
  - reprogrammable mixed signal ASIC (analog coprocessor)
  - low-power decoder (biomedical applications, sensor networks, etc.)
  - high-speed decoder (10Gbit-Ethernet, data-links, etc.)


# Contents

- Analog Decoders
  - Introduction
  - Examples of Analog Decoders
  - Measurement Results
- ➔ **Digitally-Corrected A/D- and D/A-Converters**
  - Introduction
  - Measurements and Simulation Results
- Conclusions, Contributions

# Digitally Corrected Converters

## Motivation:

[from [www.ti.com](http://www.ti.com), March 2006]







## Trade-off between resolution and speed!

high resolution  $\Leftrightarrow$  small device mismatch  $\Leftrightarrow$  large devices

high speed  $\Leftrightarrow$  small devices


$\Rightarrow$  small and imprecise devices + digital correction  
(instead of large and precise devices)

# Introduction to A/D Conversion



0	0	1	0	1	1
1	0	1	0	0	1
0	0	1	0	1	0

only static properties are considered




**Definition:** An **A/D-Converter (ADC)** converts a **continuous-amplitude**, continuous-time input signal to a **discrete-amplitude**, discrete-time signal.

**Important:** The threshold voltage is defined in the analog domain, the corresponding digital output is assigned and not fixed.


# Maximizing the Resolution of Non-Ideal ADCs

⇒ Minimizing the rms Quantization Error

Example: ideal and non-ideal 4-bit ADC



ideal 4-bit ADC  
 $Q = 18.06 \text{ mV}$   
 Res = 4 bit




non-ideal uncorrected  
 4-bit ADC  
 $Q = 79.25 \text{ mV}$   
 Res = 1.87 bit

⇒

non-ideal output-corrected  
 4-bit ADC  
 $Q = 33.88 \text{ mV}$   
 Res = 3.09 bit


# System Overview for Digitally Corrected ADCs



Digital correction tries to minimize the rms quantization error

The output of the LUT can be of higher bit-order than the effective ADC-resolution (similar to Sigma-Delta-ADCs).

# Comparator-Mismatch vs. effective Resolution






Simulation for 6-bit to 12-bit ADC's with variable comparator mismatch

⇒ The effective resolution is only weakly dependent on the comparator mismatch (applying output correction)!


⇒ With  $2^N$  low-precision comparators, an ADC with  $\text{Res}_{\text{eff}} \approx (N-1)$  bits can be achieved.

# Introduction to D/A Conversion

0	0	1	0	1	1
1	0	1	0	0	1
0	0	1	0	1	0



only static properties are considered




**Definition:** A D/A-Converter produces an **analog output  $A$**  that is **proportional** to a **digital input  $D$** :  $A = \alpha D$


**Important:** The set of possible analog outputs is fixed, but the assignment from the digital inputs to the analog outputs can be adjusted.

# Minimizing the rms Quantization Error in Non-Ideal DACs


Example: ideal and non-ideal 3-bit DAC



ideal 3-bit DAC  
SNR = 18.06 dB  
Res = 3 bit




non-ideal uncorrected  
3-bit DAC  
SNR = 14.97 dB  
Res = 2.48 bit



non-ideal input-corrected  
3-bit DAC  
SNR = 15.93 dB  
Res = 2.65 bit



# System Overview for Digitally Corrected DACs




## Procedure:

1. Determine the set of all  $2^n$  possible outputs.
2. For every  $D_{in}$ , find the closest analog output (from the set of all outputs).
3. Store the switch positions leading to this analog output in a LUT.

# Digitally Corrected DACs: Simulation results

12 **binary-scaled** current-sources  
with variable mismatch





nominal size of current-sources:  
1, 2, 4, 8, 16, 32, 64, 128, 256, 512, 1024, 2048

nominal area:  
 $\Sigma = 4095$

⇒ Effective Resolution **decreases**  
with increased mismatch.

# Digitally Corrected DACs: Simulation results

12 unit current-sources  
with variable mismatch




⇒ Effective Resolution **increases**  
with increased mismatch.

# Digitally Corrected DACs: Simulation results

12 **arithmetically-scaled** current-sources with variable mismatch

nominal size of current-sources:  
1.0, 1.1, 1.2, 1.3, 1.4, 1.5, 1.6, 1.7, 1.8, 1.9, 2.0, 2.1

nominal area:  
 $\Sigma = 18.6$



⇒ Effective Resolution **increases** with increased mismatch (but is nearly constant).

# Conclusions, Outlook

- We presented a way to build converters with low-precision elements:
  - With  $2^N$  **minimum-sized comparators**, a flash **ADC** with an effective resolution of approximately  **$N-1$  bits** can be achieved.
  - With  **$N$  nearly minimum-sized** current-sources, a **DAC** with an effective resolution of  **$N-2$  bits** can be obtained.
- Outlook:
  - Practical online (and offline) on-chip calibration
  - Similar approach for Successive-Approximation ADCs

# Contributions

## Acknowledgments:

Patrik Strebel (all measurements)  
Patrick Merkli (analog decoders)  
Daniel Furrer (analog coprocessor)

- Analog Decoding & Related Topics
  - Measurements on discrete analog Hamming decoders
  - Integrated analog decoders for
    - ▶ (8,4,4) extended Hamming Code
    - ▶ (16,5,8) Reed-Muller Code
    - ▶ Coprocessor for decoding a UMTS Turbo Code
  - Soft Symbol Detection Circuit for PAM, QAM, and related schemes
- Digitally Corrected Converters
  - Integrated flash ADC for static measurements
  - Insight: Resolution of digitally corrected ADCs and DACs is (nearly) independent of mismatch